...

Prof. Kota Naga Srinivasarao Batta

PhD (IIT Kharagpur)

Assistant Professor Gr-I

Department of Electronics and Communication Engineering

Room No: EC 228   +91-870-2462420
srinu.bkn@nitw.ac.in
9800296596 Edit Profile Bio Sketch

Research Areas

 Embedded System Design 

 IOT and IOT Security 

 Network on Chip 

 System on Chip 

 VLSI Architectures for Image and Video Processing 

  • Courses Handled
  • Research IDs
  • Selected Publications
  • Project/Consultancy
  • Current PhD Students
  • Awards and Accolades
  • Additional Responsibilities
  • Advanced Microcontrollers(EC304)
  • Microcontrollers Lab(EC306)
  • Electronic Devices and Circuits(EC101)
  • Electronic Devices and Circuits Laboratory(EC102)
  • Embedded System Design(EC5103)
  • Electronic Circuits Analysis and Design(EC151)
  • Electronic Circuit Design and Simulation(EC152)
  • ORC ID: 0000-0002-7539-1291


  • High-Speed Coding Unit Depth Identifications using CU-VGG Deep Learning Architectures, By Pattimi Hari and B K N Srinivasarao, Springer, Arabian Journal for Science and Engineering, vol., pp., 2024
  • High-Speed Coding Unit Depth Identification Based on Texture Image Information Using SVM, By Pattimi Hari and B K N Srinivasarao, DRDO, Ministry of Defence, Govt of India, Defence Science Journal, vol.74, No:2, pp.270-277, 2024
  • Design and evaluation of an energy efficient DiamondMesh topology for on-chip interconnection networks, By Lakshmi Kiranmai V and B. K. N Srinivasarao, Springer, Journal of Design Automation for Embedded Systems, vol.26, pp.161-187, 2022
  • A Novel Hybrid Hexagonal Star Topology for On-Chip Interconnection Networks, By Lakshmi Kiranmai V and B. K. N Srinivasarao, World Scientific, Journal of Circuits, Systems, and Computers, vol.32, No:5, pp., 2022
  • VLSI Architecture for Enhanced Approximate Message Passing Algorithm, By B.K.N. Srinivasarao, and I. Chakrabarti , IEEE, IEEE Transactions on Circuit Systems for Video Technology, vol.30, No.9, pp.3253-3267, 2020
  • A novel Framework for Compressed Sensing based Scalable Video Coding, By B. K. N. Srinivasarao, Vinay Chakravarthi.G, Subrahmanyam. M, and I. Chakrabarti, Elsevier, Signal Processing: Image Communication, vol.57, pp.183-196, 2017
  • High-speed lowpower very-large-scale integration architecture for dual-standard deblocking filter, By B.K.N. Srinivasarao, I. Chakrabarti and Mohammad Nawaz Ahmad, IET, IET journal of Circuits, Devices & Systems, vol.9, no. 5, pp.377-383, 2015
  • Blockchain-based Intrusion Detection System of IoT urban data with device authentication against DDoS attacks, By Erukala Suresh Babu, B.K.N. Srinivasarao, Soumya Ranjan Nayak, Amit Verma, Fayez Alqahtani , Amr Tolba, Amrit Mukherjee, Elsevier, Computers and Electrical Engineering, vol.103, pp., 2022
  • Verifiable Authentication and Issuance of Academic Certificates using Permissioned Blockchain Network, By E. Suresh Babu, B.K.N. Srinivasarao, Ilaiah Kavati, M. Srinivasa Rao,, IGI Global, International Journal of Information Security and Privacy, vol.16, pp.1-24, 2022

Design and Development of Blockchain System for Monitoring and Protecting of Scheduled Tribal Land Records of Srikakulam, Visakhapatnam, Adilabad, Mahbubnagar regions of Andhra Pradesh and Telangana

  • Role Co-Principal Investigator
  • Type Research
  • Sponsor IIT Bhilai Innovation and Technology Foundation
  • Duration 24 Months
  • Project Cost (INR) 3296240
  • Status Ongoing

Programmable Electronic Jacquard Machine for complex designs in Handloom sector

  • Role Principal Investigator
  • Type Research
  • Sponsor SERB Govt. of INDIA
  • Duration 24 Months
  • Project Cost (INR) 2250000
  • Status Completed

Jacquard Design Automation for handlooms using advanced microcontrollers

  • Role Principal Investigator
  • Type Research
  • Sponsor NITW
  • Duration 24 Months
  • Project Cost (INR) 400000
  • Status Completed


Pattimi Hari

  • Area of Research: Video Coding Using Machine Learning

Vanga Mahesh

  • Area of Research: Hardware security for IOT Devices

V. Lakshmi Kiranmai

  • Area of Research: Network on Chip design
  • MHRD Fellowship
  • Travel Grant
  • Accreditation Core Team Member (Continuing from July, 2023)
  • Design Thinking and Tinkering Lab, Faculty Coordinator, Dept. of ECE (Continuing from June, 2023)
  • Deaprtment NBA Coordinator (Continuing from July, 2021)
  • Circuits Lab incharge (Continuing from July, 2018)
  • Deaprtment Coordinator, PHD Admissions (Continuing from July, 2018)
  • Faculty incharge, Telecom Centre (July, 2018 - March, 2021)